

# United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/518,930	01/13/2005	Tommi Koistinen	60282.00238	7618	
32294 SOUIRE, SAN	7590 06/27/2007 DERS & DEMPSEY L.L.I	Р.	EXAMINER  TAHA, SHAQ  ART UNIT PAPER NUMBER		
14TH FLOOR 8000 TOWERS CRESCENT			TAHA, SHAQ		
	NER, VA 22182		ART UNIT	PAPER NUMBER	
			2109		
			MAIL DATE	DELIVERY MODE	
		·	06/27/2007	PAPER	

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	Application No.	Applicant(s)			
	10/518,930	KOISTINEN ET AL.			
Office Action Summary	Examiner	Art Unit			
	shaq taha	2109			
The MAILING DATE of this communication ap Period for Reply	pears on the cover sheet w	th the correspondence address			
A SHORTENED STATUTORY PERIOD FOR REPL WHICHEVER IS LONGER, FROM THE MAILING ID.  - Extensions of time may be available under the provisions of 37 CFR 1. after SIX (6) MONTHS from the mailing date of this communication.  - If NO period for reply is specified above, the maximum statutory period.  - Failure to reply within the set or extended period for reply will, by statut Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMUNION 136(a). In no event, however, may a solution will apply and will expire SIX (6) MON te, cause the application to become AB	CATION.  eply be timely filed  THS from the mailing date of this communication.  EANDONED (35 U.S.C. § 133).	<b>'</b> S,		
Status					
Responsive to communication(s) filed on  2a) ☐ This action is FINAL. 2b) ☑ Thi  3) ☐ Since this application is in condition for allowed closed in accordance with the practice under	s action is non-final.  ance except for formal matt	•			
Disposition of Claims					
4) ☐ Claim(s) is/are pending in the applicati 4a) Of the above claim(s) is/are withdra 5) ☐ Claim(s) is/are allowed. 6) ☒ Claim(s) 26 - 50 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/o	awn from consideration.				
Application Papers					
9) The specification is objected to by the Examin 10) The drawing(s) filed on is/are: a) acc Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the E	cepted or b) objected to edrawing(s) be held in abeyarction is required if the drawing	ce. See 37 CFR 1.85(a). (s) is objected to. See 37 CFR 1.121(d).			
Priority under 35 U.S.C. § 119					
<ul> <li>12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documents have been received.</li> <li>2. Certified copies of the priority documents have been received in Application No.</li> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>					
Attachment(s)  1) Notice of References Cited (PTO-892)  2) Notice of Draftsperson's Patent Drawing Review (PTO-948)  3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date 12/27/2004.	Paper No(s	tummary (PTO-413) s)/Mail Date Iformal Patent Application			

Art Unit: 2143

## **DETAILED ACTION**

Page 2

#### Title

1. The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed.

### Claim Rejections - 35 USC § 112

2. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

## Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 4. Claims 26 50 are rejected under 35 U.S.C. 102(e) as being anticipated by Lin et al (US 6,272,522).

Art Unit: 2143

Regarding claim 26, Lin teaches a method for balancing the load of resources in a packet switched connection, [A data packet switching and server load balancing device is provided by a general-purpose multiprocessor computer system, (See Abstract)]; within a communication system [respective external networks for receiving and sending data packets via a particular communication protocol, (See Abstract)]; said system comprising processing units for performing communication, [computer system comprises a plurality of symmetrical processors coupled together by a common data bus, (See Abstract)], at least one load balancing unit for distributing the load to said processing units, [The control processor receives raw load status data from the external networks and generates load distribution configuration data therefrom, (See Abstract)]; and a data storage, [a main memory shared by the processors, (See Abstract)]; said method comprising the steps of: obtaining a current connection state as well as a current load state of said processing units from said data storage, [The switching processor obtains the current load distribution data from the active buffer, (Column 7, lines 12 - 13);

Page 3

selecting by said load balancing unit a processing unit on a per packet basis irrespective of a specific connection to which a respective packet belongs, [In addition, the switching processors re-write the routing information included in the header portion of the data packets to reflect the selected one of the external networks, (See Abstract)];

Art Unit: 2143

maintaining information about the load state of each processing unit, [A routing daemon within the control processor is a program that executes in the background to retrieve the information stored in the routing table and maintains the status of the routing table as changes are made to the configuration, (Column 6, lines 63 – 67)]; so that said selecting step is performed by selecting a processing unit to serve and process a respective packet based on the load state, [The switching processors route received ones of the data packets to a selected one of the external networks in accordance with information included in a header portion of the data packets and the load distribution configuration data, (See Abstract)].

- Regarding claim 27, Lin teaches a method wherein said data storage is accessed to by
  said load balancing unit, [The load distribution configuration data is stored in the
  main memory for access by the data packet switching processors, (See Abstract)].
- Regarding claim 28, Lin teaches a method wherein said data storage is accessed to by
  said processing units, [The load distribution configuration data is stored in the main
  memory for access by the data packet switching processors, (See Abstract)].
- Regarding claim 29, Lin teaches a method wherein said information about the load state
  is maintained as a Boolean state, [it is inherent to use a Boolean value, since it is a
  digital or analog that depends on 1s and 0s, or true and false].

Application/Control Number: 10/518,930 Page 5

Art Unit: 2143

Regarding claim 30, Lin teaches a method wherein a processing unit is selected in a
round-robin fashion, [it is inherent to use a round-robin fashion, since it is describes
correspondence authored or signed by numerous individuals to a single address].

- Regarding claim 31, Lin teaches a method wherein a supported service profile for each processing unit is maintained, [The connection table maintains a record of the TCP and UDP connections routed by each of the switching processors, (Column 7, lines 25 27)].
- Regarding claim 32, Lin teaches a method wherein said supported service profile is used as additional selection criteria. [At any given time, one of the two memory buffers is the active buffer and the other is the back-up buffer, (Column 7, lines 8 10)].
- Regarding claim 33, Lin teaches a method wherein said load balancing unit obtains a load state from each processing unit upon a hardware based mechanism, [As illustrated in FIG. 8, the control processor does not have a direct connection to the network drivers. Instead, the pseudo-network driver is configured to appear to the user application programs as a hardware network interface, (Column 11, lines 10 14)].
- Regarding claim 34, Lin teaches a method wherein said load balancing unit obtains a load state from each processing unit upon a packet based mechanism, [It is anticipated that the load balancing and packet switching device remain continuously in an

Application/Control Number: 10/518,930 Page 6

Art Unit: 2143

operational state, and so this initialization step may only be executed rarely, (Column 8, lines 19-22)].

- Regarding claim 35, Lin teaches a method wherein a load state of a processing unit is inserted into a packet processed by said unit, [The switching processors route received ones of the data packets to a selected one of the external networks in accordance with information included in a header portion of the data packets and the load distribution configuration data, (See Abstract)].
- Regarding claim 36, Lin teaches a method wherein a packet returned by a processing unit is interpreted as a flag for a free resource, [After step 106, the packet engine module 72 returns to step 102. This first processing loop will repeat indefinitely until a received data packet is detected at step 104, (Column 8, lines 34 37)].
- Regarding claim 37, Lin teaches a method wherein excess traffic is redirected to another load balancing unit, said excess traffic being defined upon the number of active processing units, [Routers read the network address in each transmitted data packet and make a decision on how to send it based on the most expedient route (traffic load, line costs, speed, bad lines, etc.), (Column 4, lines 43 46)].
- Regarding claim 38, Lin teaches a device unit for serving and processing packets of a communication connection, [A data packet switching and server load balancing

Art Unit: 2143

device is provided by a general-purpose multiprocessor computer system, (See Abstract)];

Page 7

comprising: means adapted to inform a load state of said device to a balancing unit, [FIG. 4 is a block diagram depicting communication of information between the control processor and one of the switching processors, (Column 3, lines 35-37)]; and means adapted to obtain a state of said communication connection, [It is anticipated that the load balancing and packet switching device remain continuously in an operational state, and so this initialization step may only be executed rarely, (Column 8, lines 19-22)].

wherein said device unit is adapted to serve and process packets of plural connections, [A first one of the processors is adapted to serve as a control processor and remaining ones of the processors are adapted to serve as data packet switching processors, (See Abstract)].

Regarding claim 39, Lin teaches a device unit wherein said obtaining means is adapted to retrieve said communication connection state from a data storage, [If the packet switching processor determines at step that the intended destination for the data packet is one of the user applications running on the control processor, the data packet is written into the data packet storage location of the shared memory, (Column 39 – 43)].

Art Unit: 2143

• Regarding claim 40, Lin teaches a device unit wherein said obtaining means is adapted to retrieve said communication connection state from a packet being under processing, [If the packet switching processor determines at step that the intended destination for the data packet is one of the user applications running on the control processor, the data packet is written into the data packet storage location of the shared memory, (Column 39 – 43)].

Page 8

Regarding claim 41, Lin teaches a device unit for balancing a load of each of multiple
processing units performing a packet switched communication connection, [A data
packet switching and server load balancing device is provided by a general-purpose
multiprocessor computer system, (See Abstract)];

comprising: means for maintaining a load state of each of said processing units, [A routing daemon within the control processor is a program that executes in the background to retrieve the information stored in the routing table and maintains the status of the routing table as changes are made to the configuration, (Column 6, lines 63-67)];

and means adapted to select a processing unit on the basis of a respective load state on a per packet basis irrespective of a specific connection to which a respective packet belongs, [In addition, the switching processors re-write the routing information included in the header portion of the data packets to reflect the selected one of the external networks, (See Abstract)];

Art Unit: 2143

Regarding claim 42, Lin teaches a device wherein a load state of a processing unit is contained in a table, [The shared memory further includes a routing table, a configuration table, and a connection table, (Column 6, lines 55 – 56)].

Page 9

- Regarding claim 43 Lin teaches a device wherein a load state of a processing unit is
  expressed as a Boolean value, [it is inherent to use a Boolean value, since it is a digital
  or analog that depends on 1s and 0s, or true and false].
- Regarding claim 44, Lin teaches a device wherein a load state of a processing unit is expressed as value which corresponds to the percentage of load, [This raw data includes various factors, including the number of clients presently being served, the utilization rates of the CPU and memory of the application server processor, the average execution time, and the number of requests per second, (Column 6, lines 39 43)].
- Regarding claim 45, Lin teaches a device wherein said selecting means is adapted such that a processing unit is selected also on the basis of a parameter indicating the service profile supported by a respective processing unit, [This raw data includes various factors, including the number of clients presently being served, the utilization rates of the CPU and memory of the application server processor, the average execution time, and the number of requests per second, (Column 6, lines 39 43) & (Fig. 2)].

Art Unit: 2143

Regarding claim 46, Lin teaches a device wherein said parameter is contained in a table, The shared memory further includes a routing table, a configuration table, and a connection table, (Column 6, lines 55 - 56)].

Page 10

- Regarding claim 47, Lin teaches a device further comprising means adapted to insert a communication connection state into a packet to be routed, [As also known in the art, a router is a device that routes data packets between networks. Routers read the network address in each transmitted data packet and make a decision on how to send it based on the most expedient route, (Column 4, lines 41 - 45)].
- Regarding claim 48, Lin teaches a device wherein the processing units are comprised of multi core digital signal processing means having a shared data storage for all cores, [Fig. 2 & 3].

whereby said device comprises a first level of load balancing for selecting a digital signal processing means and a second level of load balancing for selecting a single core, [FIG. 10 is a block diagram illustrating a third embodiment of the invention having a user-level network interface for applications operating on the switching processor, (Column 3, lines 53 - 55)].

Regarding claim 49, Lin teaches a device further comprising means for redirecting excess traffic to another device, wherein said excess traffic is defined upon the number of active processing units, [Routers read the network address in each transmitted data packet

Art Unit: 2143

and make a decision on how to send it based on the most expedient route (traffic load, line costs, speed, bad lines, etc.), (Column 4, lines 43 - 46)].

Regarding claim 50, Lin teaches a system adapted to perform a method according, [A
data packet switching and server load balancing device is provided by a generalpurpose multiprocessor computer system, (See Abstract)].

#### Conclusion

5. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

US 6,272,522 teach selecting and retrieving data files from a remote computer.

6. Any inquiry concerning this communication or earlier communications from the examiner should be directed to **Shaq Taha** whose telephone number is 571-270-1921. The examiner can normally be reached on 8:30am-5pm Mon-Fri.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, **Jeff Pwu** can be reached on 571-272-6798.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR

Art Unit: 2143

system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Shaq Taha

6/22/2007

JEFFHEY PWO SUPERVISORY PATENT EXAMINER